

FIG. 1





FIG. 2-1






FIG. 2-3




FIG. 2-4




FIG. 3-1





FIG. 3-2



**FIG. 3A**








FIG. 3B



**FIG. 3C**






FIG. 4-2





FIG. 4A






FIG. 5-1

to console port  
on MAC chips







FIG. 5-2






**FIG. 5A**







**FIG. 6-3**





FIG. 6-4



$\text{Sdram\_puXX\_addr\_R} \langle 6:0 \rangle$	$\text{Sram\_puXX\_addr\_R} \langle 4:0 \rangle$
$[4:0] \text{ xfer\_reg\_addr}$	$[4:0] \text{ xfer\_reg\_addr}$
if not TFIFO	
$[6:0] \text{ TFIFO\_addr}$	
$\text{Sdram\_puXX\_ID\_R} \langle 3:0 \rangle$	$\text{Sram\_puXX\_ID\_R} \langle 3:0 \rangle$
0-5 Fboxes	0-5 Fboxes
8-13 Fboxes-csr	8-13 Fboxes-csr
6 fbi	6 fbi
15 nop	15 nop

FIG. 6-5




FIG. 6-6